



CHAIN A TDI_A1---->TDI_A2
 CHAIN B TDI_B3---->TDI_B4
 APEX_IC_B ----> RELOAD APEX
 RESERVED PINS ----> RESERVED<14..5>




REF:  DIV. 1211 GENEVA 23 SWITZERLAND


DRAWING TITLE: RUM_01
 ABBREV: FPGA_IOP PAGE: 2 of 20
 LAST_MODIFIED: Fri May 5 11:54:26 2000
 DESSIN: ETUDE: DATE:

PCI BUS#MMU DEBUGGER CONNECTORS


J4





PULL-UP FOR IOP LOCAL BUS



J5







PULL-UP FOR PCI BUS#MMU



REF:	DRAWING TITLE: RUM_01	
	CMS DAQ GROUP	PAGE: 3 of 20
	1211 GENEVA 23	LAST_MODIFIED=Fri May 5 11:54:44 2000
DESIGN:	ETUDE:	DATE:





PMC CONNECTORS INPUT DATA BUS




REF:	DRAWING TITLE: RUM_01		
 DIV. 1211 GENEVA 23 SWITZERLAND	ABBREV: SECOND_PCI_BUS_CONNECTORS	PAGE: 4 of 20	
	LAST_MODIFIED=Fri May 5 11:55:13 2000		
DESIGN:	ETUDE:	DATE:	


CONNECTOR FOR RUO EXTENSION

CONNECTOR FOR RUI EXTENSION






REF:	DRAWING TITLE: RUM_01	
	DIV. 1211 GENEVA 23 SWITZERLAND	ABBREV: ETHERNET_CONTROLLER
	LAST_MODIFIED=Fr May 5 11:55:59 2000 DESSIN: ETUDE: DATE:	PAGE: 6 OF 20





LOCAL BUS BUFFERS

	REF:	DRAWING TITLE: RUM_01	
		ABBREV: LOCAL_BUS_BUFFER	PAGE: 7 of 20
		LAST_MODIFIED: Fri May 5 11:56:14 2000	
	DESSIN:	ETUDE:	DATE:



REF:	DRAWING TITLE: RUM_01	
	DIV. 1211 GENEVA 23 SWITZERLAND	ABBREV: FLASH_SDRAM_FOR_IOP PAGE: 8 of 20
		LAST_MODIFIED: Fri May 5 11:56:58 2000
DESIGN:	ETUDE:	DATE:






MC_MMU_FPGA


REF:	DRAWING TITLE: RUM_01		
	ABREV: MC_MMU_FPGA	PAGE: 10 of 20	
	LAST_MODIFIED: Fri May 5 11:57:34 2020		
DESIGN:	ETUDE:	DATE:	

J14



CONTROL PCI BUS SPECIFICATION

REQ / GNT
 REQ0_M/GNT0_M EETHERNET
 REQ1_M/GNT1_M BRIDGE RUM MMU
 REQ2_M/GNT2_M PMC DEBUGGER
 IDSEL
 AD16_M ----> IOP480
 AD17_M ----> ETHERNET
 AD18_M ----> PMC DEBUGGER



INPUT PCI BUS SPECIFICATION

REQ / GNT
 REQ0_I/GNT0_I PMC RUI
 REQ1_I/GNT1_I PCI RUI
 REQ2_I/GNT2_I PMC RUM
 REQ3_I/GNT3_I PCI DATA IN
 REQ4_I/GNT4_I BRIDGE RUI
 REQ5_I/GNT5_I BRIDGE RUM IN


IDSEL
 AD16_I ----> PMC RUI
 AD17_I ----> PCI RUI
 AD18_I ----> PCI DATA IN
 AD19_I ----> PMC RUM

OUTPUT PCI BUS SPECIFICATION


REQ / GNT
 REQ0_0/GNT0_0 PMC RUO
 REQ1_0/GNT1_0 PCI RUO
 REQ2_0/GNT2_0 NOT USED
 REQ3_0/GNT3_0 PCI DATA OUT
 REQ4_0/GNT4_0 BRIDGE RUO
 REQ5_0/GNT5_0 BRIDGE RUM OUT

IDSEL
 AD16_0 ----> PMC RUO
 AD17_0 ----> PCI RUO
 AD18_0 ----> PCI DATA OUT


REF:	DRAWING TITLE: RUM_01		
	DIV.	ABBREV: PRIMARY_PCI_CONNECTOR	PAGE: 11 of 20
	1211 GENEVA 23 SWITZERLAND	LAST_MODIFIED=Fri May 5 11:57:51 2000	
CVCE	DESSIN:	ETUDE:	DATE:



CHAIN A TDI_A0---->TDI_A1
 CHAIN B TDI_B0---->TDI_B3
 APEX_IC_A ----> RELOAD APEX
 RESERVED PINS ----> RESERVED<9..0>



MAIN_PCI_BRIDGE

REF: 


DIV. 1211 GENEVA 23 SWITZERLAND

DRAWING TITLE: RUM_01
 ABBREV: MAIN_PCI_BRIDGE PAGE: 12 of 20
 LAST_MODIFIED: Fri May 5 11:58:07 2000
 DESSIN: ECTUDE: DATE:

PCI INTERFACE FOR INPUT DATA

IC45
EP20K100_324

CHAIN A TDI_A3---->TDI_A4
CHAIN B TDI_B7---->TDI_B8
APEX_IC_D ----> RELOAD APEX



FIFO_W/RB_ = READ_I
FIFO_ENB_ = ENA_I


B_RDQM = EMPTY_II
B_RDFU = FULL_II
B_WRFU = IB_WRFU

PACK_TYPE=BGA
VCCIO=P3V3
VCCINT=P2V5
GNDINT=GND

FIFO_ENA = IHF_ENA
FIFO_W/RA_ = IHF_WRA_

A_WREM = EMPTY_IO
A_WRFU = FULL_IO
A_RDQM = IA_RDQM

AD18_I = IDSEL_I
HEADER FIFO SIGNALS
RESERVED SIGNALS




REF:	DRAWING TITLE: RUM_01
	DIV. EP/CMD D. GIGI & G. ANTICHEV 1211 GENEVA 23 SWITZERLAND
	ABREV: PCI_INPUT_DATA LAST_MODIFIED=Fri May 5 12:01:03 2000
DESSIN:	ETUDE:
DATE:	PAGE: 13 of 20

PCI INTERFACE FOR OUTPUT DATA

IC47

EP20K100_324


CHAIN A TDI_A4---->TDI_A5
 CHAIN B TDI_B8---->TDO_B
 APEX_IC_E ----> RELOAD APEX




FIFO_W/RB_ = READ_O
 FIFO_ENB_ = ENA_O
 B_RDEN_ = EMPTY_OI
 B_RDFU_ = FULL_OI
 B_WRFU_ = OB_WRFU
 FIFO_ENA_ = OHF_ENA
 FIFO_W/RA_ = OHF_WRA_
 A_WREM_ = EMPTY_OO
 A_WRFU_ = FULL_OO
 A_RDEN_ = OA_RDEN


PACK_TYPE=BGA
 UCCIO=P3V3
 UCCINT=P2V5
 GNDINT=GND


AD18_0 = IDSEL_0
 HEADER FIFO SIGNALS
 RESERVED SIGNALS





REF: DIV. EP/CMD D. GIGI & G. ANTICHEV 1211 GENEVA 23 SWITZERLAND	DRAWING TITLE: RUM_01	PAGE: 14 of 20
	ABBREV: PCI_OUTPUT_DATA	LAST_MODIFIED: Fri May 5 11:58:45 2000
	DESSIN:	ETUDE:



 DIV. EP/CMD D. SIGI & G. FANCHIEV 1211 GENEVA 23 SWITZERLAND	REF:	DRAWING TITLE: RUM_01	PAGE: 15 OF 20
	ABBREV: PORT1_INPUT_FIFO1_2	LAST_MODIFIED: Fri May 5 11:59:04 2000	
	DESSIN:	ETUDE:	DATE:



 DIV. EP/CMD D. GIGI & E. ANTICHEV 1211 GENEVA 23 SWITZERLAND	REF:	DRAWING TITLE: RUM_01	PAGE: 16 OF 20
	ABBREV: PORT2_OUTPUT_FIFO1_2	LAST_MODIFIED=Fr May 5 11:59:18 2000	ETUDE:
	DESSIN:	DATE:	




DIMM SOCKET FOR 16/64/128Mbit SDRAM'S


REF:	DRAWING TITLE: RUM_01
 DIV. EP/CMD D. SIGI & G. ANICHEU 1211 GENEVA 23 SWITZERLAND	ABBREV: DIMM_MEMORY_BLOCK_SOCKET PAGE: 17 OF 20 LAST_MODIFIED: Fri May 5 11:59:33 2000
	DESSIN: ETUDE: DATE:

DISTRIBUTION OF PCI CLOCK 33/66MHZ

PCI INPUT BUS CLOCK'S




DISTRIBUTION OF LOCAL CLOCK 66MHZ




HOST BUS CLOCK


PCI CONTROL BUS CLOCK



DISTRIBUTION OF DIMM/FIFO CLOCK 100MHZ






PCI OUTPUT BUS CLOCK'S





		PRIMARY BUS	
		33MHZ	66MHZ
INPUT BUS			
J16	33MHZ	1-2	NP
	66MHZ	2-3	1-2
OUTPUT BUS			
J18	33MHZ	1-2	NP
	66MHZ	2-3	1-2
MMU BUS			
J17	33MHZ	2-3	1-2

CLOSE CONNECTION X-X
NP = NOT PERMITTED


REF:	DRAWING TITLE: RUM_01	ABBREV: CLOCKS_BLOCK	PAGE: 18 OF 20
	DIV. EP/CMD G. GIUGLI & S. ANTICHEV 1211 GENEVA 23 SWITZERLAND		LAST_MODIFIED=Fri May 5 11:59:48 2000
	DESIGN:	ETUDE:	DATE:




ALTERA CORE SUPPLY 2.5V



REF:	DRAWING TITLE:	RUM_01	
 DIV. EP/CMD D. SIGI & G. ANICHEU 1211 GENEVA 23 SWITZERLAND	ABBREV:	POWER_JTAG_BLOCK	PAGE: 19 OF 20
	DESSIN:	ETUDE:	DATE:
LAST_MODIFIED=Fri May 5 12:00:05 2000			



REF:	DRAWING TITLE: RUM_01	
 DIV. EP/CMD D. SIGI & G. ANICHEU 1211 GENEVA 23 SWITZERLAND	ABBREV: CAPACITORS_PAGE	PAGE: 20 OF 20
	LAST_MODIFIED=Fri May 5 12:00:46 2000	
DESIGN:	ETUDE:	DATE: